Temperature-Aware NBTI Modeling Techniques in Digital Circuits
نویسندگان
چکیده
Negative bias temperature instability (NBTI) has become a critical reliability phenomena in advanced CMOS technology. In this paper, we propose an analytical temperature-aware dynamic NBTI model, which can be used in two circuit operation cases: executing tasks with different temperatures, and switching between active and standby mode. A PMOS Vth degradation model and a digital circuits’ temporal performance degradation estimation method are developed based on our NBTI model. The simulation results show that: 1) the execution of a low temperature task can decrease ΔVth due to NBTI by 24.5%; 2) switching to standby mode can decrease ΔVth by 52.3%; 3) for ISCAS85 benchmark circuits, the delay degradation can decrease significantly if the circuit execute low temperature task or switch to standby mode; 4) we have also observed the execution time’s ratio of different tasks and the ratio of active to standby time both have a considerable impact on NBTI effect. key words: negative bias temperature instability (NBTI), temperature, reliability
منابع مشابه
NBTI - aware Dual V th Assignment for Leakage Reduction and Lifetime Assurance ∗
Negative bias temperature instability (NBTI), which causes temporal performance degradation in digital circuits by affecting PMOS threshold voltage, has become the dominant circuit lifetime reliability factor. Design for lifetime reliability, especially for NBTI-induced circuit performance degradation, is emerging as one of the major design concerns. In this paper, an NBTI-aware dual Vth assign...
متن کاملNBTI-Aware Nanoscaled Circuit Delay Assessment and Mitigation
As semiconductor manufacturing entered into nanoscale era, performance degradation due to Negative Bias Temperature Instability (NBTI) became one of the major threats to circuits reliability. In this paper, we present a model and analysis of NBTI impact on circuit delays. First, we model NBTI impact on gate intrinsic delay and output transition delay. The insights of our models reveal that NBTI...
متن کاملReliability- and Variation-Aware Placement for Field-Programmable Gate Arrays
Field-programmable gate arrays (FPGAs) have the potential to address scaling challenges in CMOS technology because of their regular structures and the flexibility they possess by being re-configurable after fabrication. One of the potential approaches in attacking scaling challenges, such as negative-bias temperature instability (NBTI) and process variation (PV), is by using placement technique...
متن کاملLogic Design Style based NBTI Degradation Study using Verilog
Negative Bias Temperature Instability (NBTI) is identified as one of the most critical reliability concerns for nanometer scale digital VLSI integrated circuits. Degradation occurring in threshold voltages of PMOS device is most critical as it decides the lifetime of digital circuits in the deep sub-micron technologies. Research on NBTI is active only within community of the device and reliabil...
متن کاملMOSFET DEGRADATION DUE TO NEGATIVE BIAS TEMPERATURE INSTABILITY (NBTI) AND HOT CARRIER INJECTION (HCI) AND ITS IMPLICATIONS FOR RELIABILITY-AWARE VLSI DESIGN A Dissertation
Kufluoglu, Haldun Ph.D., Purdue University, December, 2007. MOSFET Degradation due to Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) and Its Implications for Reliability-aware VLSI Design . Major Professor: Muhammad A. Alam. The scaling trends in CMOS technology and operating conditions give rise to serious degradation mechanisms such as Negative Bias Temperature I...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Transactions
دوره 92-C شماره
صفحات -
تاریخ انتشار 2009